

For:reese

Printed on:Mon, Mar 22, 1999 08:40:40

Document:Test 2

Last saved on:Mon, Oct 19, 1998 11:02:41

Test #2 – EE 4743 – Fall 1998

My Name is: _____

You have 50 minutes to complete this test. Good luck!

1. (15) Answer the following short questions.

- a. You are a middle-level manager. One of your employees has fully pipelined a flowgraph (down to 1 clock cycle per sample period). He tells you that it will take him three days to design the control unit for the flowgraph. What is wrong with that?

- b. Fill in the blanks:

Pipelining increases _____ but makes

_____ worse.

- c. Name two techniques that may let you reduce the critical path without increasing latency.

- f. Schedule the flowgraph. Do not worry about amount of resources (for example, number of registers).

3. (35 points) Consider the schedule below.


CC	Adder	Shifter	A	B	C	D	E
0		A >> 2	Ld Shifter	////	////	Load X	
1		D >> 1		////	////	////	Ld. Shifter
2	A + E	C >> 3	Ld. Shifter	////	Ld. Adder	////	
3	A + C			////	Ld. Adder	////	
3	B + C; output is Y		Ld. Adder	Load D	Load B		

a. Use the schedule to reconstruct the original flowgraph.

b. Use the flowgraph to reconstruct the original equation.

- c. Redraw the flowgraph to minimize the iteration loop critical path. For full credit, your flowgraph should have the minimum critical path that is achievable once the iteration loop critical path has been minimized. ONLY REDRAW the flowgraph; don't pipeline it!

4. (20 points) Consider the diagrams and answer the questions below. Note that the flip flop is drawn “backwards”.



- a. (10) What are the external setup and hold times for input X? Hint:
 $DIN t_{SU} = DFF t_{SU} + DIN t_{pD} \text{ max} - Clk t_{pD} \text{ min}$
 $DIN t_{HD} = DFF t_{HD} - DIN t_{pD} \text{ min} + Clk t_{pD} \text{ max}$

X to DFF0: Setup Time: _____ Hold Time: _____

- b. (10) What is the delay from the clock to output L?

Delay from Clk to L: _____

- c. (10) What is the clock cycle time based on register-to-register delays?

Register-to-Register Clock Cycle Time: _____