LIBRARY ieee; USE ieee.std_logic_1164.all; entity jkff is port ( j, k, clk : in std_logic; set, reset : in std_logic := '0'; q : out std_logic ); end entity jkff;