Less Clock cycles, Lower Clock Period
Computation Time = #of Clocks * Clock Period
Increasing the initiation rate will increase the computation rate in terms of clock cycles
- Less clock cycles between new outputs
To decrease the clock period (increase clock frequency), need to have shorter combinational paths in the design
- PIPELINE the individual execution units!!!!
- Multiplier will have much longer delay than adder, so will want to pipeline this first