

Answer all Questions.

All Questions carry equal marks

Exam Duration 3 hour

No books or papers are allowed.

Lecturer: Asim J. Al-Khalili

---

---

### Question 1

- Discuss the merits and disadvantages of programming technologies in FPGAs in terms of speed and area..
- Implement function F1 using **minimum number of 2:1 MUXs** only. All inputs should be of **non-inverting** type.

$$F1(A,B,C,D) = A+B + A.C.D + A'.C'$$

- Implement F1 using Look-up Table. Show the content of the Look-Up table.

### Question 2

Design the **fastest circuit** to implement the following function:

$$F = -4X^2 \text{ where } X \text{ is a 4-bit signed (2's complement) binary number, } X = x_3 x_2 x_1 x_0$$

You may use any method that gives optimum delay.

Evaluate your circuit in terms of gate delays and gate counts.

### Question 3

Design a 3 bit shift register. The register should shift left to right when  $x=1$  and with  $x=0$  shifts right to left. Assume fill-ins of 0. Start with a state diagram and follow sequential circuit design procedure. Use D Flip Flop for your implementation.

### Question 4

- Design an 8-bit distributed barrel shifter for left to right shifts of up to 6 bits. Assume the shifter is used for arithmetic operations.
- Multiply the two operands  $A = -0.75$ ,  $B = 17.25$  using the IEEE 754 floating point multiplication. Show all the required multiplication steps clearly.

### Question 5

- Determine maximum speed of operation at typical conditions for the circuit shown in Fig. 1 below, taking into consideration the fan-out loading only. Timing parameters for all components are listed in Table 1.
- At the maximum speed of operation, determine the slack time for the setup time and hold time at the T-input of Flip-Flop T.
- The circuit is implemented on a die which is packaged in a ceramic DIP with a thermal resistance of  $30^{\circ}\text{C}/\text{W}$ . Calculate the drop in maximum speed of operation if the die dissipates a power of 2Watts at an ambient temperature of  $40^{\circ}\text{C}$ .




Figure 1

Component	Tp (ns)	Input Loading (UL)	K1 ns/UL
Inverter	0.15	1	0.1
AND/OR(2input)	0.24	2	0.05
XOR (2 input)	0.4	1.5	0.12
Flip Flops, ↑,(CLK to Q) Tsu=1 ns, th = 0.5ns	1.5	2	0.1

$$T_d = (T_p + K_1 \sum N_i + K_2 ML) * K', \quad K' = K_T * K_V * K$$

$$K_T = \left( \frac{T_2}{T_1} \right)^{1.5}, \quad T_J = T_{amb} + \Phi J_a * P_d, \quad K_V = \frac{1}{1 + 0.01 * f_v}, \quad K_P = 1 + 0.01 * f_P$$

## Question 6

a) Write a VHDL Code for a 2 to 1 Multiplexer.  
The inputs are a, b, and the output is S.

b) There are few errors in the following program. Report the errors:

```
library IEEE; use ieee.std_logic_1164.all;           line 1
entity AND_8 is                                       line 2
  port (A,B,C,D,E,F,G,H:in std_logic; Z:out std_logic); line 3
end AND_8;                                           line 4
architecture (and) of AND_8 is                       line 5
begin Z<=A and B and C and D and E and F and G and H; line 6
End (and);                                           line 7
```

c) Draw the circuit given by the VHDL code below. Identify all nodes with their corresponding names clearly.

```
library IEEE; use ieee.std_logic_1164.all;
entity SUM8 is
  port(carry_in : in std_logic_vector( 7 downto 0 );
        p : in std_logic_vector( 7 downto 0 );
        S : out std_logic_vector( 7 downto 0 ));
end SUM8;
architecture STRUCTURE of SUM8 is
  component XOR_2 is
    port ( A, B : in std_logic; Z : out std_logic);
  end component;

begin
  for I in 0 to 7 generate
    B1: block
      for all: XOR_2 use entity WORK.XOR_2(DATA_FLOW);
      begin
        XOR0 : XOR_2 port map(carry_in(I),p(I),s(I));
      end block;
    end generate;
end STRUCTURE;
```

Q1

Final - CSN 6501 Dec 2010

a) Of the several programming technologies in FPGA The following are the most important


2/10

- \* SRAM The method is volatile and has high resistance and capacitance. Its advantages is that it re-programmable in circuit. Consumes power large area
- \* Antifuse Whether poly to diffusion or metal to metal process has lower resistance and capacitance than the SRAM. The anti fuse is not re-programmable and the process is expensive. small area
- \* EPROM & EEPROM have higher resistance and capacitance they are non-volatile. There is provision for in circuit programmability for the EEPROM. Consumes power - large area

b)

4/10



$$\begin{aligned}
 F &= A + B + A\bar{C}D + \bar{A}\bar{C} \\
 &= A + B + \bar{A}\bar{C} \\
 &= A \cdot 1 + \bar{A} \underbrace{(B + \bar{C})}_{F_2}
 \end{aligned}$$



4/10

c)

A	B	C	F
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1



8\*1.  
RAM Cell or  
Memory Cell

The fastest method in this case would be a 2-level implementation as a SOP

X	$x_3$	$x_2$	$x_1$	$x_0$	$X^2$	$y_8$	$y_7$	$y_6$	$y_5$	$y_4$	$y_3$	$y_2$	$y_1$	$y_0$
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	1	1	1	1	1	1	1	1	0	0	0
2	0	0	1	0	4	1	1	1	1	0	0	0	0	0
3	0	0	1	1	9	1	1	1	0	1	1	0	0	0
4	0	1	0	0	16	1	1	1	0	0	0	0	0	0
5	0	1	0	1	25	1	1	0	0	1	1	1	0	0
6	0	1	1	0	36	1	0	1	1	1	0	0	0	0
7	0	1	1	1	49	1	0	0	1	1	1	1	0	0
8	1	0	0	0	64	1	0	0	0	0	0	0	0	0
9	1	0	0	1	81	1	0	0	1	1	1	1	0	0
10	1	0	1	0	100	1	0	1	1	1	0	0	0	0
11	1	0	1	1	121	1	0	1	1	0	1	1	0	0
12	1	1	0	0	144	1	1	1	0	0	1	0	0	0
13	1	1	0	1	169	1	1	0	0	0	1	0	0	0
14	1	1	1	0	196	1	1	1	1	1	0	0	0	0
15	1	1	1	1	225	1	1	1	1	1	1	0	0	0

$x_3 x_2$	$x_0$	00	01	11	10
00			1		1
01				1	1
11		1			1
10				1	1

$$f_5 = x_1 \bar{x}_0 + x_1 \bar{x}_3 x_2 + x_3 \bar{x}_2 x_1 + \bar{x}_3 \bar{x}_2 \bar{x}_1 x_0 + x_3 x_2 \bar{x}_1 x_0$$

$x_3 x_2$	$x_0$	00	01	11	10
00		1	1	1	1
01		1	1	1	1
11		1	1	1	1
10		1	1	1	1

$$f_6 = (\bar{x}_2 + \bar{x}_0)(\bar{x}_3 + \bar{x}_2 + x_1)(x_3 + x_2 + x_1 + x_0)$$



$$F = -4X^2 = f_8 f_7 f_6 f_5 f_4 f_3 f_2 f_1 f_0$$

- 2 level implementation
- $f_0 = 0$
  - $f_1 = 0$
  - $f_2 = x_0$
  - $f_3 = x_0$
  - $f_4 = x_0 + x_1$
  - $f_5 = x_1 x_0 + x_0 \bar{x}_1 \bar{x}_2 \bar{x}_3 + x_0 x_1 x_2 \bar{x}_3 + x_0 \bar{x}_1 x_2 x_3 + x_0 x_1 \bar{x}_2 x_3$
  - $f_6 = x_0 \bar{x}_0 + x_3 \bar{x}_2 + \bar{x}_2 x_0 + \bar{x}_0 x_2 \bar{x}_3$
  - $f_7 = \bar{x}_2 x_1 + x_3 \bar{x}_2 + x_0 \bar{x}_1 \bar{x}_3 + x_2 \bar{x}_3 \bar{x}_1 + x_3 x_1 x_0$
  - $f_8 = x_3 + x_2 + x_1 + x_0$
- 2' Complement o/p

$x_3 x_2$	$x_0$	00	01	11	10
00		1	1	1	1
01		1	1	1	1
11		1	1	1	1
10		1	1	1	1


$$f_7 = \bar{x}_2 x_1 + x_3 \bar{x}_2 + \bar{x}_3 \bar{x}_1 x_0 + \bar{x}_3 x_2 x_1 + x_3 x_1 x_0$$

Q2 Alternative if we assume  $X$  is unsigned number



$x^2 =$

$4x^2$






Please note that  $\bar{x}_0 + 1 = x_0$  with a carry of  $\bar{x}_0$ .

Area of  $3FA + 3HA + 9$  inverters


delay is  $2L_{FA} + 3L_{HA}$

# Q2 signed number



4 x X


now to get -4K we take 2's complement of this value



Q3

3-bit left-right shift will have  $2^3 = 8$  states

$x=1$  L  $\rightarrow$  R  
 $x=0$  R  $\rightarrow$  L




$y_0$	$y_1$	$y_2$	$x=1$			$x=0$		
			$y_0^+$	$y_1^+$	$y_2^+$	$y_0^+$	$y_1^+$	$y_2^+$
0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	1	0
0	1	0	0	0	1	1	0	0
0	1	1	0	0	1	1	1	0
1	0	0	0	1	0	0	0	0
1	0	1	0	1	0	0	1	0
1	1	0	0	1	1	1	0	0
1	1	1	0	1	1	1	1	0

Reading directly from the Table

$$y_2^+ = x y_1 = D_2^+$$


$$y_1^+ = \bar{x} y_2 + x y_0 = D_1^+$$

$$y_0^+ = \bar{x} y_1 = D_0^+$$





Q4  
 Product lines



Shift by 6  $S_2 S_1 S_0 = 110$

$y_0 \rightarrow k_3 \rightarrow w_4 \rightarrow x_5$   
 $y_1 \rightarrow k_4 \rightarrow w_5 \rightarrow x_6$



b)

$A = -0.75$   
 $= -0.1 * 2^{-1}$   
 $e_A = 127 - 1 = 126$

$B = 17.25$   
 $= 10001.01$

Sign =  $S_A \oplus S_B = 0 \oplus 1 = 1$

$e_B = 127 + 4 = 131$



Exponent

$$\begin{array}{r} 01111110 \\ + 10000011 \\ \hline 010000001 \\ -127(10000001) \\ \hline 010000010 \end{array}$$

multiplication

$$\begin{array}{r} 1.000101 \\ \times 1.1 * \\ \hline 1000101 \\ 1000101 \\ \hline 1.1001111 \end{array}$$

normalize


$1.1001111 * 2^0$

final Mantissa  $M = 1001111$

Exponent  $e_r = 10000010$

No rounding necessary

Pad results





Q5 CERN 6501 Dec 2010

$$K_T = \left( \frac{T_2}{T_1} \right)^{1.5} = \left( \frac{273 + 40 + 30 \times 2}{273 + 40} \right)^{1.5} = 1.3$$

$$\text{New Speed} = \frac{\text{Max Speed}}{K_T} = 163 \text{ MHz}$$

Q6 ~~CEEN~~ 6501 Dec 2010

a) 2 → 1 MUX

library ieee;

use ieee.std\_logic\_1164.all;

entity MUX is

port (a, b, c: in std\_logic; s: out std\_logic);

end MUX

architecture behavioral of MUX is

begin  
 $s \leftarrow (a \text{ and } c) \text{ or } (b \text{ and not } c);$   
end behavioral;



or a as bit\_vector(0+1)

b \_\_\_\_\_ end behavioral.


- line 2: missing "is"
  - line 3: " " ";" and ")"
  - line 4: "and" is a reserved word
  - line 5: "begin" missing
  - line 6: "and" is a reserved word
  - line 7: "and" is a reserved word
- } 6 errors

c -

Component



Block Level



Generation